CLAIMS

1. A method of increasing resolution of an image-forming device, comprising the steps of:

applying a signal representing at least a portion of a source image to a data selecting means, so that each bit of the signal corresponds to an input to the data selecting means;

at each of a rising and falling edge of a clock pulse, selecting a data input, wherein each of the inputs is selected;

inputting the data bit corresponding to the selected data input to the data selecting means; and

transmitting the data bit to a light-emitting element, so that 2 bits are output to the light-emitting element for each clock cycle;

wherein the output specifies any width of and interval between light pulses emitted by said light-emitting element.

- 2. The method of Claim 1, wherein the data-selecting means comprises a multiplexer having sixteen data inputs, and wherein said data signal comprises sixteen bits.
- 3. The method of Claim 2, wherein said step of selecting a data input comprises the steps of:

incrementing a counter for each clock cycle;

at each clock cycle, concatenating binary value of the counter with a value of an inverted clock signal in bitwise fashion to form a data selector code;

inputting the data selector code to the multiplexer; and

selecting a data input corresponding to the data selector code, wherein each input is serially and sequentially selected.

-9-

10

5

20

25

25

- 4. The method of Claim 3, wherein the binary value of the counter comprises the three most significant bits of the data selector code and the value of the inverted clock signal comprises the least significant bit.
- 5 5. The method of Claim 4, wherein the value of the inverted clock signal is either 0 or 1, 0 corresponding to a low level and 1 corresponding to a high level.
 - 6. The method of Claim 4, wherein sixteen 4-bit data selector codes are generated.
- 7. The method of Claim 3, wherein said step of selecting a data input further comprises the step of:

resetting the counter after every eight clock cycles.

- 8. The method of Claim 1, wherein the image-forming device comprises a laser printer and wherein the light-emitting device comprises a laser.
- 9. The method of Claim 1, wherein the portion of the source image comprises a pixel, and wherein a pixel is specified by a 16-bit value.
- 20 10. The method of Claim 1, said method implemented in a circuit comprising discrete components.
 - 11. The method of Claim 1, said method implemented in a programmable logic device (PLD).
 - 12. A system for increasing resolution of an image-forming device, comprising:

data selecting means having a plurality of inputs and at least one output, each input corresponding to one bit of a signal applied to the data selecting means, the signal representing at least a portion of a source image;

5

a clock signal; and

means for selecting a data input at each of a rising and falling edge of the clock signal, wherein each of the inputs is selected and the corresponding bit input to the data selecting means so that 2 bits are output to a light-emitting element of the image-forming device for each clock cycle, the output specifying any of width of and intervals between pulses emitted by said light-emitting element.

- 13. The system of Claim 12, wherein the data selecting means comprises a multiplexer having sixteen data inputs, and wherein said data signal comprises sixteen bits.
- 14. The system of Claim 13, wherein the means for selecting a data input comprises: a counter, wherein the counter is incremented for each clock cycle; and

a data selector code, the data selector code comprising the binary value of the counter concatenated with a value of an inverted clock signal in bitwise fashion;

wherein the data selector code is input to the multiplexer and the data input corresponding to the data selector code is selector, wherein each input is selected in serial and sequential fashion.

- 20 15. The system of Claim 14, wherein the binary value of the counter comprises the three most significant bits of the data selector code and the value of the inverted clock signal comprises the least significant bit.
- 16. The system of Claim 15, wherein the value of the inverted clock signal is either 0 or 1, 0 corresponding to a low level and 1 corresponding to a high level.
 - 17. The system of Claim 14, wherein sixteen 4-bit data selector codes are generated.

ī

- 18. The system of Claim 14, wherein the counter is reset after every eight clock cycles.
- 19. The system of Claim 12, wherein the image-forming device comprises a laser5 printer and wherein the light-emitting device comprises a laser.
 - 20. The system of Claim 12, wherein the portion of the source image comprises a pixel, and wherein 16 bits represent a pixel.
- 10 21. The system of Claim 12, the system comprising a circuit composed of discrete components
 - 22. The system of Claim 1, the system comprising a programmable logic device (PLD).

25